PA7540P-15 – PA7540 PEEL Array Programmable Electrically Erasable Logic Array

PA7540P-15 Datasheet PDF learn more.

Part number : PA7540P-15

Functions : This is a kind of semiconductor, PA7540 PEEL Array Programmable Electrically Erasable Logic Array.

Pin arrangement :

Package information :

Manufacturer : ETC

Image :

PA7540P-15 Datasheet PDF

The texts in the PDF file :

PA7540 PEEL Array™ Programmable Electrically Erasable Logic Array Most Powerful 24-pin PLD Available – 20 I/Os, 2 inputs/clocks, 40 registers/latches – 40 logic cell output functions – PLA structure with true product-term sharing – Logic functions and registers can be I/O-buried Ideal for Combinatorial, Synchronous and Asynchronous Logic Applications – Integration of multiple PLDs and random logic – Buried counters, complex state-machines – Comparators, decoders, multiplexers and other widegate functions High-Speed Commercial and Industrial Versions – As fast as 10ns/15ns (tpdi/tpdx), 71.4MHz (fMAX) – Industrial grade available for 4.5 to 5.5V VCC and -40 to +85 °C temperatures CMOS Electrically Erasable Technology – Reprogrammable in 24-pin DIP, SOIC and 28-pin PLCC packages – Optional JN package for 22V10 power/ground compatibility Flexible Logic Cell – 2 output functions per logic cell – D,T and JK registers with special features – Independent or global clocks, resets, presets, clock polarity and output enables – Sum-of-products logic for output enables Development and Programmer Support – Anachip’s WinPLACE Development Software – Fitters for ABEL, CUPL and other software – Programming support by popular third-party programmers presets, clock polarity, and other features, making the PA7540 suitable for a variety of combinatorial, synchronous and asynchronous logic applications. With pin compatibility and super-set functionality to most 24-pin PLDs, (22V10, EP610/630, GAL6002), the PA7540 can implement designs that exceed the architectures of such devices. The PA7540 supports speeds as fast as 10ns/15ns (tpdi/tpdx) and 71.46MHz (fMAX) at moderate power consumption 80mA (55mA typical). Packaging includes 24-pin DIP, SOIC and 28-pin PLCC (see Figure 1). Anachip and popular third-party development tool manufacturers provide development and programming support for the PA7540. General

Description

The PA7540 is a member of the Programmable Electrically Erasable Lo [ … ]

PA7540P-15 PDF File



This entry was posted in Uncategorized. Bookmark the permalink.