NS16550A – UART

NS16550A Datasheet PDF learn more.

Part number : NS16550A

Functions : This is a kind of semiconductor, UART.

Pin arrangement :

Package information :

Manufacturer : National Semiconductor

Image :

NS16550A Datasheet PDF

The texts in the PDF file :

Accessing the NS16550A UART in the PS 2 Model 50 60 70 and 80 Accessing the NS16550A UART in the PS 2 Model 50 60 70 and 80 INTRODUCTION This paper reviews fundamental concepts of the Micro Channel Architecture and their relation to the NS16550A UART All 4 of the PS 2 personal computers reviewed use the NS16550A for asynchronous serial communication The first part is an overview of the PS 2 system board and Micro Channel Architecture (MCA) in the Models 50 60 70 and 80 personal computers The next part explains the basic configuration and system initialization procedures for the UART that occur after power-up The last part describes the overall interrupt procedure and the advantages of using the on-chip FIFOs of the NS16550A These explanations describe the CPU accesses to the UART via MCA Timing diagrams in the appendix show these accesses to the UART OVERVIEW OF THE PS 2 MODEL 50 60 70 AND 80 SYSTEM ARCHITECTURE The block diagram indicates a number of identical functions that all system boards have (Figure 1) Each system CPU has an 8 channel DMA Controller and an optional math coprocessor associated with it via the local bus The DMA Controller emulates the dual 8237 DMA controllers found on the IBM AT Additionally this DMA Controller provides Extended and Virtual Mode operation These modes allow it to interface with various DMA slave devices and the CPU to dynamically select the arbitration level for 2 of the DMA channels A central arbitration point allows certain adapter cards and system peripherals to compete for DMA transfers These adapter cards must have the appropriate arbitration and DMA logic Buffers condition the bus signals from the system CPU and send them directly to the Micro Channel Interface These signals after further buffering reach the system memory and the system peripherals The system ROM on the Models 50 and 60 also interfaces via these buffers to the 80286 CPU In the Models 70 and 80 the 128 kbyte ROM interfaces via the loc [ … ]

NS16550A PDF File

This entry was posted in Uncategorized. Bookmark the permalink.