A3V28S40JTP – 128M Single Data Rate Synchronous DRAM

A3V28S40JTP Datasheet PDF learn more.

Part number : A3V28S40JTP

Functions : This is a kind of semiconductor, 128M Single Data Rate Synchronous DRAM.

Pin arrangement :

Package information :

Manufacturer : Zentel

Image :

A3V28S40JTP Datasheet PDF

The texts in the PDF file :

A3V28S40JTP 128M Single Data Rate Synchronous DRAM 128Mb Synchronous DRAM Specification A3V28S40JTP Zentel Electronics Corp. Revision 1.0 Oct., 2013 A3V28S40JTP 128M Single Data Rate Synchronous DRAM General

Description

A3V28S40JTP is organized as 4-bank x 2,097,154-word x 16-bit Synchronous DRAM with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. A3V28S40JTP achieve very high speed data rates up to 166MHz, and are suitable for main memories or graphic memories in computer systems.

Features

– Single 3.3V ±0.3V power supply – Maximum clock frequency : – 60:166MHz<3-3-3>/-70:143MHz<3-3-3>/-75:133MHz<3-3-3> – Fully synchronous operation referenced to clock rising edge – 4-bank operation controlled by BA0, BA1 (Bank Address) – /CAS latency- 2/3 (programmable) – Burst length- 1/2/4/8/FP (programmable) – Burst type- Sequential and interleave burst (programmable) – Byte Control- LDQM and UDQM (A3V28S40JTP) – Random column access – Auto precharge / All bank precharge controlled by A10 – Support concurrent auto-precharge – Auto and self refresh – 4096 refresh cycles /64ms – LVTTL Interface – Package 400-mil, 54-pin Thin Small Outline (TSOP II) with 0.8mm lead pitch Pb-free package is available Ordering Information 54Pin TSOPII (400mil x 875mil) Part No. Max. Frequency A3V28S40JTP-60 166MHz (CL=3) A3V28S40JTP-70 143MHz (CL=3) A3V28S40JTP-75 133MHz (CL=3) Supply Voltage 3.3V 3.3V 3.3V Zentel Electronics reserves the right to change products or specification without notice. Revision 1.0 Page 1/39 Oct., 2013 A3V28S40JTP 128M Single Data Rate Synchronous DRAM PIN CONFIGURATION (TOP VIEW) Vdd DQ0 VddQ DQ1 DQ2 VssQ DQ3 DQ4 VddQ DQ5 DQ6 VssQ DQ7 Vdd LDQM /WE /CAS /RAS /CS BA0 BA1 A10(AP) A0 A1 A2 A3 Vdd PIN CONFIGURATION (TOP VIEW) 1 54 2 53 3 52 4 51 5 50 6 49 7 48 8 47 9 46 10 45 11 44 12 43 13 42 14 41 15 40 16 39 17 38 18 37 19 36 20 35 21 34 22 33 23 32 24 31 25 30 26 29 27 28 Vss DQ15 VssQ DQ14 DQ13 VddQ DQ12 DQ11 VssQ D [ … ]

A3V28S40JTP PDF File



This entry was posted in Uncategorized. Bookmark the permalink.