74HC374 Datasheet PDF learn more.
Part number : 74HC374
Functions : This is a kind of semiconductor. Octal D-type flip-flop positive edge-trigger 3-state.
Pin arrangement :
Package information :
Manufacturer : Philips
The texts in the PDF file :
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT374 Octal D-type flip-flop; positive edge-trigger; 3-state Product speciﬁcation File under Integrated Circuits, IC06 December 1990 Philips Semiconductors Product speciﬁcation Octal D-type ﬂip-ﬂop; positive edge-trigger; 3-state FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive, edge-triggered register • Common 3-state output enable input • Independent register and 3-state buffer operation • Output capability: bus driver • ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns 74HC/HCT374 The 74HC/HCT374 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the 8 flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. The “374” is functionally identical to the “534”, but has non-inverting outputs. TYPICAL SYMBOL tPHL/ tPLH fmax CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where: fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load cap [ … ]
74HC374 PDF File