50N03LT – PHP50N03LT

50N03LT Datasheet PDF learn more.

Part number : 50N03LT

Functions : This is a kind of semiconductor, PHP50N03LT.

Pin arrangement :

Package information :

Manufacturer : NXP Semiconductors

Image :

50N03LT Datasheet PDF

The texts in the PDF file :

Philips Semiconductors Product specification N-channel TrenchMOS™ transistor Logic level FET FEATURES • ’Trench’ technology • Very low on-state resistance • Fast switching • High thermal cycling performance • Low thermal resistance • Logic level compatible PHP50N03LT, PHB50N03LT PHD50N03LT QUICK REFERENCE DATA d SYMBOL VDSS = 25 V ID = 48 A RDS(ON) ≤ 16 mΩ (VGS = 10 V) RDS(ON) ≤ 21 mΩ (VGS = 5 V) g s GENERAL DESCRIPTION N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using ’trench’ technology. Applications:• High frequency computer motherboard d.c. to d.c. converters • High current switching The PHP50N03LT is supplied in the SOT78 (TO220AB) conventional leaded package. The PHB50N03LT is supplied in the SOT404 (D2PAK) surface mounting package. The PHD50N03LT is supplied in the SOT428 (DPAK)surface mounting package. PINNING PIN 1 2 3 tab DESCRIPTION gate drain 1 source SOT78 (TO220AB) tab SOT404 (D2PAK) tab SOT428 (DPAK) tab 2 1 23 2 1 3 1 3 drain LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER VDSS VDGR VGS VGSM ID IDM Ptot Tj, Tstg Drain-source voltage Drain-gate voltage Gate-source voltage (DC) Gate-source voltage (pulse peak value) Drain current (DC) Drain current (pulse peak value) Total power dissipation Operating junction and storage temperature CONDITIONS Tj = 25 ˚C to 175˚C Tj = 25 ˚C to 175˚C; RGS = 20 kΩ Tj ≤ 150˚C Tmb = 25 ˚C Tmb = 100 ˚C Tmb = 25 ˚C Tmb = 25 ˚C MIN. – 55 MAX. 25 25 ± 15 ± 20 48 34 180 86 175 UNIT V V V V A A A W ˚C 1 It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages. October 1999 1 Rev 1.800 Philips Semiconductors Product specification N-channel TrenchMOS™ transistor Logic level FET THERMAL RESISTANCES SYMBOL PARAMETER Rth j-mb PHP50N03LT, PHB50N03LT PHD50N03LT CONDITIONS MIN. – TYP. MAX. UNI [ … ]

50N03LT PDF File



This entry was posted in Uncategorized. Bookmark the permalink.